

AMENDMENT

In the Title:

Replace "TESTING A BUS USING INSTRUCTIONS REPRESENTING
NATIVE BUS TRANSACTIONS" WITH --A METHOD AND APPARATUS FOR
TESTING A BUS USING BUS SPECIFIC INSTRUCTIONS--

In the claims:

For the Examiner's convenience all pending claims are presented herein. Those
claims that remain unchanged by this amendment are prefixed with "(Unchanged)".

Please amend claims 1, 2, 15, 16, 21, 25 & 28 and add new claims 29 & 30 as
follows:

B1
1 1. (Twice Amended) A system to test a bus, the system comprising:
2 at least one instruction memory to store a predefined bus stimuli instruction, the
3 predefined bus stimuli instruction representing a [native] bus transaction; and
4 at least one phase generator coupled between the bus and the instruction memory,
5 the at least one phase generator to provide signals to the bus corresponding to the [native]
6 bus transaction in response to the predefined bus stimuli instruction.

1 2. (Twice Amended) The system of claim 1, wherein the instruction memory
2 stores a plurality of predefined bus stimuli instructions, the predefined bus stimuli
3 instructions representing [native] bus transactions.

1 3. (Unchanged) The system of claim 1, wherein the instruction comprises an
2 instruction word having a predefined length.

1 4. (Unchanged) The system of claim 1, wherein the at least one phase generator is
2 further responsive to signals received from the bus.

1 5. (Unchanged) The system of claim 2, further comprising a response memory
2 coupled to the phase generator storing predefined responses to signals received from the
3 bus.

1 6. (Unchanged) The system of claim 1, wherein the at least one phase generator
2 includes at least one digital logic device responsive to the instructions and at least one
3 phase engine for controlling timing of the bus stimuli.

1 7. (Unchanged) The system of claim 6, wherein the digital logic device comprises
2 a field programmable gate array.

1 8. (Unchanged) The system of claim 6, wherein the digital logic device comprises
2 an application specific integrated circuit.

1 9. (Unchanged) The system of claim 6, wherein the at least one digital logic
2 device includes a control portion for providing bus control signals and a data portion for
3 sending data to the bus.

1 10. (Unchanged) The system of claim 9, wherein the control portion includes a
2 flow logic device, a request logic device, and a data logic device.

1 11. (Unchanged) The system of claim 6, wherein the at least one phase engine
2 includes at least one logic level translation device.

1 12. (Unchanged) The system of claim 6, wherein the at least one phase engine
2 comprises a system phase engine, an arbitration phase engine, a request phase engine, a
3 snoop/error phase engine, and a data phase engine.

1 13. (Unchanged) The system of claim 9, further comprising a data memory
2 coupled to the data portion.

1 14. (Unchanged) The system of claim 9, wherein the data portion further receives
2 data from the bus.

1 ^{Sub} 15. (Twice Amended) A system to test a bus, the system comprising:
2 an instruction memory storing digital data representing a predefined sequence of
3 [native] bus stimuli;
4 a flow logic device responsive to the instruction memory;
5 a request logic device responsive to the instruction memory;
6 a data logic device responsive to the instruction memory;
7 a data memory coupled to the data logic device storing data to be exchanged with
8 agents on the bus;
9 a system protocol generator coupled to the bus and the flow logic device;
10 an arbitration protocol generator coupled to the flow logic device and the bus;
11 a request protocol generator coupled to the flow logic device, the request logic
12 device and the bus;
13 a snoop/error protocol generator coupled to the request logic device and the bus;
14 a data protocol engine coupled to the data logic device; and
15 a transaction response memory coupled to the flow logic device and the request
16 logic device storing digital data representing predefined responses to signals received
17 from the bus.

1 16. (Twice Amended) A system to test a bus, the system comprising:
2 a first means for storing instructions representing predefined [a plurality of native]
3 bus stimuli; and
4 second means for providing signals to the bus in response to the stored
5 instructions.

1 17. (Unchanged) The system of claim 16, further comprising third means for
2 storing data representing predefined responses to signals received from the bus, and
3 wherein the second means implements the predefined responses based on the signals
4 received from the bus.

1 18. (Unchanged) The system of claim 16, further comprising fourth means for
2 controlling the timing of the signals provided to the bus by the second means.

1 19. (Unchanged) The system of claim 16, further comprising fifth means for
2 storing data to be exchanged with agents on the bus, wherein the second means transmits
3 data from the fifth means in response to the instructions stored in the first means.

1 20. (Unchanged) The system of claim 19, wherein the second means further
2 receives data from the bus and stores the data in the fifth means.

83
21 Sub
21
21
1 21. (Twice Amended) A method for [to test] testing a bus comprising:
2 receiving instruction words representing predefined [a plurality of native] bus
3 stimuli; and
4 converting the instruction words to signals that, when applied to the bus, execute
5 at least one phase of a bus transaction.

1 22. (Unchanged) The method of claim 21, further comprising the acts of:
2 defining a sequence of desired bus transactions; and
3 assembling the sequence of desired bus transactions into an object file comprising
4 instruction words representing predefined bus stimuli that, when applied to a bus,
5 implement the sequence of bus transactions.

1 23. (Unchanged) The method of claim 21, further comprising the act of providing
2 predefined signals to the bus in response to signals received from the bus.

1 24. (Unchanged) The method of claim 21, further comprising the act of
2 exchanging data with agents on the bus.

B4
1 25. (Twice Amended) A method for verifying the operation of at least one bus
2 agent using a bus transaction generator, the bus transaction generator providing bus
3 stimuli in response to a predefined sequence of [native] bus transactions and in response
4 to signals received from the bus, the method comprising the acts of:
5 coupling at least one bus agent to the bus;
6 coupling the bus transaction generator to the bus;
7 defining the sequence of [native] bus transactions;

8 assembling the sequence of bus transactions into an object file representing bus
9 stimuli;
10 initializing the at least one bus agent; and
11 executing the bus stimuli.

1 26. (Unchanged) The method of claim 25, wherein the defining act includes bus
2 stimuli that when executed by the transaction generator, generates errors on the bus.

1 27. (Unchanged) The method of claim 25, wherein the defining act comprises
2 defining processor-initiated bus transactions.

1 28. (Twice Amended) The method of claim 25, wherein at least one processor is
2 coupled to the bus, and wherein the defining act comprises defining [native] bus
3 transactions that stimulate target agent bus transactions.

1 New Claims

1 --29. A system to test a bus comprising:
2 at least one instruction memory to store a predefined bus stimuli instruction, the
3 predefined bus stimuli instruction representing signals associated with a bus transaction
4 on the bus;
5 at least one phase generator coupled between the bus and the instruction memory,
6 the at least one phase generator to provide signals to the bus corresponding in response to
7 the predefined bus stimuli instruction.

1 30. The system of claim 29, wherein the predefined bus stimuli instruction also
2 represents the manner in which the signals are to be transmitted. --